




# 新型半導体検出器の開発

原 和彦

光量子計測器開発部門

# 新型半導体検出器

□ 高輝度LHC(HL-LHC, 2023~)のための検出器開発



バレル部ストリップセンサーの半数  
(75.5 $\mu$ m×2.4/4.8cm)



# 新型半導体検出器

## □ 高時間分解能LGAD

### Workshop for development and applications of fast-timing semiconductor devices

8<sup>th</sup> Dec 2018


@ University of Tsukuba,  
Tokyo Campus (Otsuka) Room 117/119

Registration: <https://indico.cern.ch/e/LGADatUTsukuba>  
Send e-mail to [hara@hep.px.tsukuba.ac.jp](mailto:hara@hep.px.tsukuba.ac.jp) for presentation


Since the several successful operation demonstrations of low-gain avalanche detectors (LGAD), we are in a stage of further investigation on development and application possibilities using such fast-timing, ca. 30 ps, semiconductor devices which should realise a superior position resolution of O(10microns) at the same time. The workshop is organised to summarise the LGAD development status and to discuss further R&D activities

Organizing members  
Kazuhiko Hara (U. Tsukuba)  
Yoshinobu Unno (KEK)  
Koji Nakamura (KEK)

Supported by  
Tomonaga Center for the History of the Universe, Univ. Tsukuba;  
US-Japan Science & Technology Cooperation Program



5min walk Myogadani  
(Tokyo Metro Marunouchi-line)



Workshop for development and applications of fast-timing semiconductor devices

8<sup>th</sup> Dec, 2018

@University of Tsukuba, Tokyo Campus 117/119

*Tentative Program(Nov.12, updated)*

Room 117

9:50-10:00 Kazuhiko Hara (U Tsukuba)

Welcome and Introduction

10:00-10:20 Kyoji Onaru (U Tsukuba)

Performance Evaluation of HPK Segmented LGAD

10:25-10:50 Sayaka Wada (U Tsukuba)

Timing results of HPK LGAD PD

11:00-11:20 Ryosuke Mori (Kyushu U)

Development of inverse-LGAD for PID application in ILC

11:30-11:50 Taiga Yamaya (NIRS, QST)

Radiation detectors for positron emission tomography

<working lunch: bento> Room move to 119

12:00-12:20 Daiki Hayakawa (U Genève)

Development of fast, monolithic silicon pixel sensors in a SiGe Bi-CMOS process for TOF-PET

12:30-12:50 Sayaka Wada (U Tsukuba)

TCAD simulation of LGAD

13:00-13:20 Adriano Lai (U di Cagliari)

3D fast timing sensors and related electronics

13:30-13:50 Masahiko Saito (U Tokyo)

Tracking at FCC

14:00-14:20 Simon Mezza (UCSC)

LGAD Development for ATLAS HGTD

14:30-14:50

15:00-15:20 Koji Nakamura (KEK)

Summary and Prospects

By 16:00 Adjourn

# 新型半導体検出器

□ 読出し回路一体型ピクセル検出器SOI



**VERTEX 2018**

The 27th International Workshop on Vertex Detectors  
21-26 October 2018

## **International Advisory Committee**

**Marina Artuso, Syracuse University**

**Gian Mario Bilei, INFN Perugia**

**Daniela Bortoletto, University of Oxford**

**Richard Brenner, Uppsala University**

**Davis Christian, Fermilab**

**Paula Collins, CERN**

**Zdenek Dolezal, Charles University in Prague**

**Lars Eklund, University of Glasgow**

**Francesco Forti, University of Pisa and INFN Pisa**

**Kazuhiko Hara, University of Tsukuba**

**Roland Horisberger, PSI**

**Manfred Kramer, CERN**

**Hans-Guenther Moser, Max Plank Institute for Physics, Munich**

**Hwanbae Park, Kyungpook University**

**Chris Parkes, University of Manchester**

**Sally Seidel, University of New Mexico**

宇宙史研究センター構成員会議 2018.11.22

"MGM Beach Resorts" in **Chennai, India.**  
<https://indico.cern.ch/event/710050/>

# Development of SOI Monolithic Pixel Detector for Fine Measurement of Space and Time **SOFIST**

**K. Hara (Univ. Tsukuba)**  
**for SOIPIX Collaboration**



筑波大学  
*University of Tsukuba*



SOFIST development:

U. Tsukuba: K. Hara, D. Yamauchi, R. Abe, S. Iwanami, H. Murayama, K. Watanabe

KEK: T. Tsuboyama, M. Yamada, S. Ono, Y. Arai, Y. Ikegami, I. Kurachi, M. Togawa, J. Haba

Tohoku U.: Li. Taohan

**Project supported by**  
**JSPS Grant-in-Aid for Scientific Research on Innovative Areas (2013-2017)**

# OUTLINE

- 1. SOI PIXEL Sensor Development - Introduction**
- 2. Highlights from 5-Year Grant-in-Aid** (summary by Y. Arai)
- 3. SOFIST**
  - **design & developments**
  - **SOFIST-1 position resolution**
  - **SOFIST-2 timestamp resolution**
  - **SOFIST-3 quick evaluation**
- 4. SOFIST-4 3D stacking**
- 5. Summary**

# SOI PIXEL DEVICES

## SOI: SILICON-ON-INSULATOR

CMOS circuitry fabricated on buried oxide (BOX)  
LAPIS 0.2um FD-SOI

### Features:

- Monolithic (no metal bumps)
- SOI-CMOS (FETs fully isolated)
- Can choose\* substrate of optimum resistivity (fully depleted CMOS sensors possible)


\*SOITEC SmartCut™



many excellent features

- Material budget
- S/N
- power dissipation
- speed
- cost
- Pixel size
- single event effects
- latch up
- Operation temp. (0.3K~570K)

TID tolerance improved to 1MGy by introducing double SOI wafer (HSTD11)



# GRANT-IN-AID (FY2013-17)

## INTERDISCIPLINARY RESEARCH ON QUANTUM IMAGING OPENED WITH 3D SEMICONDUCTOR DETECTOR

**Imaging of Elementary Particle**  
Origin of Mass by Higgs Particle  
micron Accuracy  
2mm

**killifish**  
1 mm  
脳  
眼  
エラ

**Imaging Mass Spectrometer**  
Rapid Analysis

128x128(目標)  
1.8K Operation  
Far Infra Red  
Evolution of Stars

X-ray Imaging  
Synchrotron Radiation  
3D Structure of a Cell

**Au Nano Particle**  
 $\Delta x = \sim 10 \text{ nm}$   
100 nm

**SOIPIX(目標)**  
Distant X-ray  
Background Reduction

XFEL  
femto Second  
1nm Resolution  
Exploration of Primitive Black Holes



# 第1回「量子線イメージング研究会」@京都大学のお知らせ

The 1<sup>st</sup> Workshop on Quantum Beam Imaging

25-26 Sept 2018

- ✓ Be ready for new application for 5-year grant-in-aid
- ✓ Establish SOI imaging sensor consortium
- ✓ SOI summary talk by Y.Arai (KEK)





# HIGHLIGHT-1 (SOIPIX-PDD)

## New Sensor Structure: Pinned Depleted Diode (SOIPIX-PDD)


Gain = 70  $\mu\text{V}/e^-$

Noise = 11.0  $e^-$

Dark Current = 57  $\text{pA}/\text{cm}^2$  @  $-35^\circ\text{C}$



- High Gain
- Low Leak Current
- Good Energy Resolution
- High Charge Collection Efficiency




(Shizuoka U. 川人研)

# HIGHLIGHT-1 (SOIPIX-PDD)

SOIPIX-PDD

## Dark Current



(36 μm x 36 μm,  
 $V_{BB} = -60$  [V])


(36 μm x 36 μm,  
 $V_{BB} = -30$  [V])

(Shizuoka Univ.)

# HIGHLIGHT-2 (INTPIX4)


## 3D CT Imaging at KEK PF

INTPIX



Integration  
& global shutter


- Sensor: INTPIX4 FZn, Backside Illumination
- HV: 200V、Integration Time: 1ms、ScanTime: 320ns/pix, 1000frame/event
- KEK PF, X-ray Energy: 9.5keV
- Took images for 0~180° at every 1 degree.



(by R. Nishimura, K. Hirano (KEK))


# HIGHLIGHT-2 (INTPIX4)

## INTPIX4: Computed Tomography with Synchrotron X-ray



(by R. Nishimura, K. Hirano (KEK))



# INTPIX4: Computed Tomography with Synchrotron X-ray



(by R. Nishimura, K. Hirano (KEK))

# HIGHLIGHT-3 (FPIX2)

Tracking Resolution:  
High-Energy Beam test @Fermi  
National Accelerator Lab.



Proton Beam  
(120 GeV/c)


Two kinds of SOIPIX-DSOI detectors are used:

- FPIX2 x 4: 8  $\mu\text{m}$  square pixel detector
- SOFIST1 x 2: 20  $\mu\text{m}$  square pixel detector


U Tsukuba/KEK

# HIGHLIGHT-3 (FPIX2)

## SOI Vertex Detector (FPIX, SOFIST)



Detector	Pixel size	Resolution
ATLAS Pix	13.75 μm	1.1 μm
DEPFET	24 μm	1.4 μm
SOFIST	20 μm	1.2 μm
FPIX	8 μm	<b>0.65 μm</b>



Better than 1 μm Position Resolution for high-energy charged particle is achieved first in the world !

Concurrent Timing Measurement with

1.9  
1.0 μs resolution is also performed.

Ref.[21] ATLAS sensor, ATLAS-CONF-2013-005

Ref.[22] DEPFET detector,

<https://cds.cern.ch/record/1967037>




# HIGHLIGHT-4 (XRPIX5)




XRPIX: Event-Driven Detector for X-ray Astronomical Satellite

Timing resolution of CCD is too poor to make anti-coincidence.



Prompt hit signal generation

Remove cosmic-ray back ground.




Aiming to install in the next satellite FORCE (Focusing On Relativistic universe and Cosmic Evolution)


(Kyoto U. etc.)

# HIGHLIGHT-4 (XRPIX5)

## XRPIX: Event Driven X-ray Astronomy Detector



# HIGHLIGHT-4 (XRPIX5)

	Hitomi CCD	eROSITA pnCCD	XRPIX
Pixel Size	24 $\mu$ m	75 $\mu$ m	36 $\mu$ m
No. of Pixel	1200 x 1200	384 x 384	608 x 384
Depletion Thickness	200 $\mu$ m	450 $\mu$ m	300 $\mu$ m
Energy Resolution (@6.4keV)	165eV	150eV 149eV/FWHM	156eV (Test Chip, 1 pix)
Timing Resolution	4 sec	50 msec 20us $\rightarrow$ 2~4us/line	 10 $\mu$ sec x5000 fast !
Anti Coincidence	X	X	O
Operating Temp.	-120°C	-95°C	-20°C

Energy resolution as good as CCD's  
 Much faster!  
 Muon veto possible


# SOFIST SOI MONOLITHIC PIXEL DETECTOR FOR FINE MEASUREMENT OF SPACE AND TIME

Allows time and space point measurement

Design specified to meet the requirements for the ILC experiment

## ILC beam train

~1300 beam bunches (every 554nsec)



Main requirements:

- Position resolution  $< 3\mu\text{m}$
- Low material  $< 0.2\% X_0/\text{layer}$
- TID  $\sim 1\text{kGy}/\text{year}$
- NIEL  $\sim 10^{11} n_{\text{eq}}/\text{cm}^2/\text{year}$

Readout between trains

bunch ID highly preferred

Power dissipation:  $< 50\text{mW}/\text{cm}^2$

The goal is a sensor with both good spatial resolution of  $< 3\mu\text{m}$  and time resolution  $< 1\mu\text{s}$ .

- ✓ pixel size  $\sim 20\mu\text{m-sq}$  with analog readout
- ✓ timestamp recording the ramping voltage
- ✓ store the data allowing multiple hits on the same pixel
- ✓ on-chip ADCs & zero-suppression for fast data transfer

# SOFIST PIXEL ARCHITECTURE

Start  $V_{ramp}$  per beam train

Signals exceeding  $V_{th}$

shift-register chooses\* memory cell to record




analog signal recorded

timestamp voltage recorded





Recorded memories are digitized by column ADCs

(8bit has been implemented)

Zero-suppression applicable



# SOFIST – IN DEVELOPMENT

	MX1850	MX2040	MX2166	
SOFIST	ver.1	ver.2	ver.3	ver.4 (3D)
				
	<i>FNAL Beamtested (only analog)</i>	<i>FNAL Beamtested (both but in separate pixels)</i>	<i>Under evaluation (both in same pixel)</i>	
Chip Size (mm <sup>2</sup> )	2.9 x 2.9	4.45 x 4.45	6 x 6	4.45 x 4.45
Pixel Size (μm <sup>2</sup> )	20 x 20	25 x 25	30 x 30	20 x 20
Pixel Array	50 x 50	64 x 64 (Time Stamp) 16 x 64 (Analog Signal)	128 x 128	104 x 104
Functions (Pixel)	Pre. Amplifier (CSA) Analog signal memory (2 hits)	Pre. Amplifier (CSA) Comparator (Chopper inverter) Shift register (DFF x 2) Analog signal memory (2 hits) or Time stamp memory (2 hits)	Pre. Amplifier (CSA) Comparator (Chopper inverter) Shift register (DFF x 3) Analog signal memory (3 hits) Time stamp memory (3 hits)	Pre. Amplifier (CSA) Comparator (Chopper inverter) Shift register (DFF x 3) Analog signal memory (3 hits) Time stamp memory (3 hits)
Functions (On Chip)	Column ADC (8 bit)	Column ADC (8 bit) Zero-suppression logic	Column ADC (8 bit)	Column ADC (8 bit)
Wafer	FZ n-type (Single SOI)	Cz p-type (Double SOI)	FZ p-type (Double SOI)	FZ p-type (Double SOI)
Wafer Resistivity (kΩ-cm)	2 ≦	1 ≦	3 - 10	3 - 10
Status	Delivered (Dec. 2015) Under evaluation	Delivered (Jan. 2017)	delivered	Under 3D

# SOFIST-1 SPATIAL RESOLUTION

**SOFIST residual to FPIX track ( $\sigma_{\text{track}} \sim 0.57/0.65 \mu\text{m}$ )**

**Bias=130V (~500 $\mu\text{m}$  depletion) => 15V (~200 $\mu\text{m}$  depletion)**



**Readout: external 12-b ADCs => on-chip 8-b ADCs**

SOFIST#1(BPW14x14)



SOFIST#2(BPW16x16)

plots for “black case”

Residual X





Residual Y



S/N ~ 300 (130V)  
 ~ 120 (15V)

# SOFIST-1 SPATIAL RESOLUTION

- Track uncertainty (0.6 $\mu\text{m}$ ) subtracted  
Compatible with DEFFET ([22])
- $\eta$  correction may improve further




Ono (KEK)





# SOFIST-2 BEAM TEST 2018MAR

## Beamline Setup







## Timing Chart



# SOFIST-2 TIMESTAMP CALIBRATION


conducted on site



# SOFIST-2 TIMESTAMP CORRELATION


SOFIST2 #1 and #2

Correlation of timestamps in two SOFISTs



Overlapping events in same 500us gate


SOFIST2 #1 and #2




Periodic clusters?

Timestamp resolution  
 $2.78 / \sqrt{2} = 1.89 \mu\text{s}$

# SIZE OF FNAL MAIN INJECTOR (MI)




Beam structure due to bunch rotation in the MI: 11  $\mu$ s  $\rightarrow$  3.3km (3319m actual)




# SOFIST-2 TIMESTAMP PRECISION

conducted on testbench





Murayama (Tsukuba)


$\Delta\text{ADC}/\Delta\text{delay}[\mu\text{s}]$



Time spread for 500us delay pulses



resolution2D






Slight row dependence

resolution2D	
Entries	4096
Mean x	31.04
Mean y	30.97
Std Dev x	18.19
Std Dev y	18.18

No notable position dependence


# SOFIST-2 ANALOG SIGNAL

Noise\_SOFIST2\_IP-18\_RunID\_0180






Yamada (KEK)

Cluster charge  
(HV dependence)



# SOFIST-2 FULL DEPLETION



Full depletion expected  $\sim 30\text{V}$  for  $9 \times 10^{12}/\text{cm}^3$  ( $0.5\text{k}\Omega\text{cm}$ ) concentration (measured)



$S > 700$  ADC ( $N \sim 5$  ADC) for  $67\mu\text{m}$  thickness

# SOFIST-2 CLUSTER CHARGE


Mostly one-cluster events  
 $V_{th} \sim 1/2 \text{ mip}$

peak  $\sim 300 \text{ ADC}$ : X-talk at  
 Comparator ON

ClusterTotalADC\_SOFIST2\_IP-08



ClusterTotalADC\_SOFIST2\_IP-08








# SOFIST-3 – QUICK TEST

Both functions implemented on 30um pixels



Charge signal       $\beta$ 線画像 (Sr90)      Timestamp



# SOFIST-3 – PIXEL LAYOUT



Yamada (KEK) 30um





MIM(50fF, 1.5fF/um<sup>2</sup>)  
 1 for CDS  
 2 for comparator

# SOFIST VER.4


Lower pixel  
Up to comparator

Upper pixel





# 3D IS COMING (SOFIST-4)

Cylinder-type is more reliable



T-Micro slight mis-alignment to UBM ⇒ corrected


Upper&lower bumps are stacked well  
(peel off one sensor layer)  
Bonding < 200degC




# REMAINING PROCESSES (SOFIST-4)

(d) Bulk-Si removal

glue injection



(e) Pad patterning and passivation







T-Micro

# ILC 1-PAGE SUMMARY

## SID: VTX AND SILICON TRACKER

- Baseline pixel pitch:  $20 \times 20 \mu\text{m}^2$
- Technology options: either monolithic CMOS chip  $\Rightarrow$  Chronopix or 3D vertically integrated silicon




## ILD: VTX & Silicon Tracking System

- Barrel (VTX): 3 double-sided ladders
  - Inner layers ( $< 300 \text{ cm}^2$ ), **SIT**: priority on readout, speed and  $\sigma_{\text{sp}}$   
 $16 \times 16 / 80 \mu\text{m}^2$  pixels and binary o/p:  $t_{\text{ro}} \sim 50/8 \mu\text{s}$  and  $\sigma_{\text{sp}} \sim 3/5 \mu\text{m}$
  - Outer layers ( $\sim 3000 \text{ cm}^2$ ), **SET**: importance of power consumption and  $\sigma_{\text{sp}}$   
 $35 \times 35 \mu\text{m}^2$  pixels and 3-4 bit charge encoding:  $t_{\text{ro}} \sim 100 \mu\text{s}$  and  $\sigma_{\text{sp}} \sim 4 \mu\text{m}$
  - R&D on several technologies, namely **DEPFET, FPCCD, SOI and CMOS**

# CLIC 1-PAGE SUMMARY

Lightweight silicon vertex detector:



To reach impact parameter resolution:

- Spatial resolution:  $3 \mu\text{m}$
- Material:  $0.2 \% X_0/\text{layer}$

To reduce impact of beam-beam background:

- Pixel size of  $25 \mu\text{m} \times 25 \mu\text{m}$ , timing resolution  $O(\text{ns})$

Moderate radiation exposure ( $\sim 10^4$  below LHC):

- NIEL:  $< 10^{11} \text{ neq}/\text{cm}^2/\text{y}$ , TID:  $< 1 \text{ kGy} / \text{year}$

CLICpix: - 4 bit ToT and ToA,  $64 \times 64$  pixels

CLICpix2: - 5 bit ToT and 8 bit ToA,  $128 \times 128$  pixels

- 65 nm CMOS technology
- Pixel size of  $25 \mu\text{m} \times 25 \mu\text{m}$
- Power pulsing

Bump bond or  
Capacitive coupling



CLICpix2 (hybrid)

Cracow SOI test-chip produced in  $200 \text{ nm}$  LAPIS SOI process


- pixel size  $\geq 30 \mu\text{m} \times 30 \mu\text{m}$   $\sigma=3\mu\text{m}$
- High resistivity substrate with thickness of  $500 \mu\text{m}$

HR-CMOS

Spatial resolution below  $7 \mu\text{m}$  for threshold values of  $\sim 400e^-$

- Fully efficient operations to threshold values below  $\sim 400e^-$
- Timing resolution  $\sim 6 \text{ ns}$

Waveform fit:



# SUMMARY (SOI)

- ❑ **5-year Grant-in-Aid (2013-2017) accelerated development/application of various SOI devices.**
- ❑ **SOFIST has been tested in FNAL beam**
  - SOFISTv1 <20um pixel size>**
    - spatial resolution:**  
**1.3 um(500um)-1.4 um (200um) with no  $\eta$ -correction applied**
  - SOFISTv2 <25um pixel size>**
    - time resolution: 1.89us (linear calibration)**
    - good S/N~120 for 67um thickness**
    - cluster size~1 (Vth was set slightly high)**
    - spatial resolution results to come shortly**
- ❑ **SOFISTv3 is to be beam tested**
- ❑ **SOFISTv4 fabrication is underway**
- ❑ **Submitting new 5-year Grant-in-Aid application**