

ILC 用衝突点検出器の設計に向けた SOIピクセル検出器としての取り組み

Activities of SOI Pixel Development for the Design of Vertex Detector at the ILC

山田美帆(myamada@metro-cit.ac.jp)都立産業技術高専

小野峻,坪山透,新井康夫,石川明正,倉知郁生(KEK) 原和彦、鈴木尚紀、大森匠(筑波大) 武田彩希, 三住京也 (宮崎大) 元吉真(T-Micro), SOIPIX R&D グループ

宇宙史構成員会議, 2021 年 11 月 26 日



ILC Experiment



ILC TDR vol.4: Detectors ILD Concept Group, T. Abe et al., arXiv:1006.3396 [hep-ex].



ILC Experiment and Vertex Detector

ILC Experiment

- e+e- linear collider
- Center of mass energy: 250 500 GeV (extendable to 1 TeV)
- Precise measurement of the Higgs boson
- Search for physics beyond the Standard Model

Typically ~10 µm spatial resolution for pixel detector



Primary Vertex Jet

Ref: D0 experiment

Ref: LHCb Collaboration



Existence of *b*, *c* quarks and tau lepton in event

Tagging of b, c, and tau, reconstruct tracks of daughter charged tracks interpolate tracks to collision point to reconstruct vertices \rightarrow Displaced vertex and large significance of impact parameter d0 are evidence of existence of b, c, and tau.



Tag algorithms have been developed in each experiment, however, precision of *b*, *c*, and tau identification depends on the performance of the silicon detectors.



ILC Experiment and Vertex Detector

Requirements:

- 1) Single point resolution: better than 3 µm Pixel size: $\sim 20 \times 20 \ \mu m^2$
- Time resolution: single-crossing (554 ns interval) time resolution 2)
- 3) Detector occupancy: < 2 %
- 4) Low material budget: $X \le 0.1 0.2 \% X_0$ / Layer corresponds to $\sim 100 - 200 \,\mu\text{m}$ Si, (supports, cables and cooling add further material) low-power ASICs (~ 50 mW/cm²) + gas-flow cooling

Radiation hardness: 5)

> TID : < 1 kGy / yearNIEL: < 10^{11} 1MeV n_{eq} / cm² / year

ILC TDR v4 Detector LC Vertex / Tracking R&D 2nd Nov. 2015



SOI Pixel Sensor

SOI: Silicon-on-Insulator technology

Utilize 0.2 µm FD-SOI CMOS process by Lapis Semiconductor Co. Ltd.

SOI Pixel Detector: Monolithic type detector

- LSI is processed on Buried Oxide layer (BOX)
- Smaller pixel size, complex circuit in pixel
- Low material budget
- High speed, low power
- Less single event effects (SEE) probability
- Low cost

Double SOI Pixel Detector

Middle Si layer suppresses

- Back gate effect
- Sensor-Circuit cross talk Middle Si layer shields coupling between sensor and circuit. It is useful for analog and digital mixed circuit in pixel.
- Radiation damage (TID)
 - It is able to compensate electric field generated by trapped holes in the BOX. It can be used in high radiation environment (~1MGy).
 - (K. Hara, Vertex2017, Sep. 11-15, 2017, Las Caldas)

Double SOI Pixel Detector



Illustrated by T. Tsuboyama (KEK)

Sensor thickness: 50 - 500 µm Sensor Resistivity: > 1 k Ω ·cm SOI2 thickness: 150 µm (*n*-type) SOI2 Resistivity: $< 10 \Omega \cdot cm$



Architecture of SOFIST

In a Pixel

- Pre-amplifier

- Comparator

Keep the analog signal and time stamp if a signal exceeds a threshold $V_{\rm th}$.

- Shift register (Hit memory)

Latch for multiple memories.

- Analog signal memory

Store signal charges up to two (or more) hits.

- Time stamp circuit

Store time stamps up to two (or more) hits.

On Chip

Column ADC

Digitize analog signal and time stamp.

- Zero-Suppression logic

Extract hit pixels and reduce the data to transfer to backend.



SOFIST Pixel Circuit













Sensor Thickness: 65 µm



Timestamp correlation between SOFIST ver.2 #1 and #2

Timestamp difference between SOFIST ver.2 #1 and #2



Intrinsic resolution: $2.19/\sqrt{2} \sim 1.55 \,\mu s$





Timestamp residual

Timestamp difference between #1 and #4.



Intrinsic resolution: $2.71/\sqrt{2} \sim 1.92 \,\mu s$

Sensor Thickness: 300 µm

Pixel size: $30 \times 30 \ \mu m^2$



timestamp memories.

period.



Analog signal

Represent stable laser pulses (~180 ADC).

Timestamp

Show different timing of the laser injection (110, 490, 880 ADC).





宇宙史構成員会議

Sensor Node



Ramp

Signal

0--

Two SOFIST4 chips (lower and upper) are connected by micro bump (3 µm diameter) pixel by pixel. \rightarrow Keep pixel size small and implement complex circuit three dimensionally.



Lower

Lower Chip (Pixel):

Used as sensor and implement analog circuit in a pixel.

Upper Chip (Pixel):

Sensor layer is removed by wet etching and then formed AI pad for wire bonding on the BOX.

Digital circuits/memories are implemented in a pixel.

by Tohoku-Micro Tec (T-Micro), M. Motoyoshi http://www.t-microtec.com

Normal SOIPIX

宇宙史構成員会議

11

Upper Chip

Wire bonding pad for packaging

3D Stacking SOIPIX

Upper Chip

Lower Chip

14

Two SOFIST4 chips (lower and upper) are connected by micro bump (3 µm diameter) pixel by pixel. \rightarrow Keep pixel size small and implement complex circuit three dimensionally.

Upper

Lower

SOFIST4 Chip

Chip size: $4.45 \times 4.45 \text{ mm}^2$ Pixel size: $20 \times 20 \,\mu\text{m}^2$ Active area: $2.08 \times 2.08 \text{ mm}^2$ Sensor type: FZ p-type Sensor thickness: 300 µm Sensor resistivity: $3 - 10 \text{ k}\Omega \cdot \text{cm}$

Lower and Upper Pixel Layout

SOFIST4, β-ray track

*The sensors we have evaluated were single-SOI FZ-n type sensor due to the process issue of the 3D stacking. \rightarrow Comparator, Shift-register and Timestamp functions does not work at this time.

SOFIST4, Bump Connection Yield

*The sensors we have evaluated were single-SOI FZ-n type sensor due to the process issue of the 3D integration. \rightarrow Comparator, Shift-register and Timestamp functions does not work at this time.

Beam Test

Beam: 120 GeV proton (Fermilab Beam Test Facility) **DAQ rate**: ~120 events/s

SOFIST4

Pixel array: 104×104 (2×2 mm²)

FPIX2 (SOIPIX)

Telescope for SOFIST

σ ~0.7 μm

120 GeV

Proton beam

Pixel size: $8 \times 8 \,\mu m^2$ Pixel array: $128 \times 128 (1 \times 1 \text{ mm}^2)$ Readout: External 12-bit ADC

Hit Correlation

* Active area: FPIX2: $1 \times 1 \text{ mm}^2$, SOFIST4: $2 \times 2 \text{ mm}^2$

FPIX2

宇宙史構成員会議

SOFIST4

20 15

Telescope

KEK AR Test Beam Line (AR-TB): Electron beam (1-4 GeV)

INTPIX4

Pixel Array: 832 × 512 pixels Active Area: 15.4 × 10.2 mm² Pixel Size: 17 µm Sensor Type: FZ N-type Sensor Thickness: ~300 µm

DAQ Board (SEABAS2)

Analog signal readout (13 block parallel)

Readout: 12 bit, 16 ch ADC

筑波大学,素粒子実験研究室 山内大輝,修士論文,2019年

Position resolution: 1.56 µm **@FTBL in 2019**

読み出し速度向上のために 再設計を行なった INTPIX4NA により テレスコープシステムを構築する KEK AR-TB での実用化を目指している.

ビームエネルギーに対する位置分解能のシミュレーション

2021/08/03

ADC 分解能の見積もり

位置分解能を維持しつつ、読み出し速度向上のために必要な ADC の分解能を見積もる.

電荷重心法で精度良くヒット位置が再構成可能な ADC のビット数

ビームレートと同程度のレートで有感領域全体を読み出せる ADC のビット数

実ビームを使ってヒット位置の再構成とトラック再構成, 位置分解能への影響を評価する.

必要統計量とビームタイムの見積もり

Frame rate: 35 Hz @ ADC 12 bit (2016 年のデータより)

1 Run: 30,000 events/30 min (10 s/1 spill, 14 s interval)

Tracking Efficiency ~10%

1 Run: 3,000 tracks/30 min 4 bias points \times 12,000 tracks = 4 \times 4 \times 0.5 h = 8 h $3 \text{ sensors} \times 8 \text{ h} = 24 \text{ h} (2 \text{ shifts})$

Hit Position Correlation

Telescope

Beam Test @ELPH (800 MeV Positron Beam)

筑波大,宮崎大,都立産技高専

2021/11/26

Residual

筑波大学 素粒子実験研究室 鈴木尚紀

現地での解析結果速報

位置分解能: 30-26 µm (センサー間アライメントなし)

参考: G4 Simulation ~25 µm(800 MeV e+, 300 µm 厚センサー)

Summary

SOI 技術によるセンサー部回路部一体型のモノリシック型ピクセル検出器の開発を行なっている. 特に LC 実験での崩壊点検出器での実用化を目指しプロトタイプ SOFIST の設計,評価を行なってきた.

SOFIST

全ての必要な機能をピクセル内に実装した SOFIST4 の評価を進めている.

- 金マイクロバンプを用いた三次元積層化技術により,ピクセルサイズを 20 µm に保ちつつ, 回路実装面積の拡張に成功した.
- マイクロバンプ接続歩留まりは 99.9 % を確認している.
- ビーム試験により、ヒットの検出を確認している、現在はトラックの再構成と詳細アライメントを進めている。

Telescope

センサー性能評価用のテレスコープシステムの開発も行っている KEK AR-TB での実用化を目指し、システムの構築、性能評価を行っている.

- ビーム試験データの解析を進めている.現地の解析にて位置分解能についてはシミュレーションに近い値を得ている.
- 今後の課題はビームレートに合わせた DAQ レート(読み出し速度)の向上である.

- 今後の課題は消費電力と放射線耐性である。消費電力削減のため、ピクセル部のアナログ回路を再検討する必要がある。

