

# **SOFIST, an SOI based pixel sensor for the ILC**

**SOFIST: SOI Fine measurement of Space and Time**

**Kazuhiko Hara**

**University of Tsukuba,**


**Tomonaga Center for the History of the Universe**

T. Tsuboyama, Y.Arai, I. Kurachi, S. Ono\*, Takayanagi, M. Togawa (KEK),  
K. Hara, S. Iwanami, H. Murayama (U. Tsukuba),  
M. Yamada (TMCIT),  
T. Li (Tohoku U.),  
M. Ikebe (Hokkaido U.),  
M. Motoyoshi (Tohoku Micro Tec Co., Ltd.),  
and the SOIPIX collaboration

\*now at SONY Co.Ltd

# Vertexing at the ILC

- Spatial resolution near the IP better than  $3 \mu\text{m}$
- Material budget below  $0.15\% X_0/\text{layer}$
- Low-power ASICs ( $\sim 50\text{mW}/\text{cm}^2$ )+gas-flow cooling
- The first layer located at a radius of  $\geq 1.6 \text{ cm}$ 
  - Pixel occupancy not exceeding a few %
  - Radiation: TID $<1\text{kGy}/\text{y}$ , NIEL $<10^{11} \text{ n}/\text{cm}^2/\text{y}$



- We choose SOI monolithic, pixel size  $20 \times 20 \mu\text{m}$ 
  - store data during the train, readout them in between trains
  - 3 memories each for the signal charge and arrival time

⇒ SOFIST (SOI fine measurements of space and time)

Occupancy  $/(20\mu\text{m})^2/\text{train}$  and the efficiencies (vs #memories) at the innermost layer



$E_{\text{CM}}(\text{GeV})$	$\lambda$	$\Sigma e^{-\lambda}(\lambda)^N/N! (\%)$							
		N=0	1	2	3	4	7	8	
250	0.09	91.42	99.62	99.99	100	100	100	100	
350	0.12	89.38	99.42	99.98	100	100	100	100	
500	0.20	81.95	98.26	99.89	99.99	100	100	100	
1000	2.04	13.00	39.52	66.58	84.98	94.36	99.88	99.97	

numbers are scaled from study of Mori (Tohoku U, master thesis) made for  $(5\mu\text{m})^2$  FPCCD, 2014, using Guinea Pig+Mokka

$0.75 \times 10^{34} / \text{cm}^2 / \text{s}$  @0.25TeV?  
 $1.8 \times 10^{34} / \text{cm}^2 / \text{s}$  @0.5TeV  
 $3.6 \times 10^{34} / \text{cm}^2 / \text{s}$  @1 TeV

# SOI monolithic sensor


Monolithic sensor using silicon-on-insulator (SOI) technology: Lapis 0.20 $\mu\text{m}$  FD-SOI  
 Pixel nodes (in handle Si) are electrically connected to readout circuit (SOI layer) through small vias fabricated in a conventional LSI process.




## Advantages of SOI Monolithic Sensor

- Bonded wafer (SmartCut™) - sensors can be fully depleted
- Commercial CMOS process is used to fabricate SOI detector
- Extremely Low material budget (can thin down to 50  $\mu\text{m}$ )
- Easy to embed circuits on top of BOX
- Low parasitic capacitance, FETs fully isolated
- Very good compatibility with 3D stacking

# SOFIST layout



# SOFIST on-pixel circuit



Separation in 3D  
Both circuits are in  
one chip, otherwise

Multiple memories: dead-time less data store possible


Timestamp data: distinguish hits associating to individual events

- separation of beam bunches (554ns) is ideal, but separation  $O(1\mu s)$  would help a lot

Readout all memory data (charge and time) in a column by one ADC

# SOFIST in development

	Ver. 1	Ver. 2	Ver. 3	Ver. 4
Produced /Tested*	2016/2017	2017/2018	2018/2019	2018/2020
Wafer	SOI	DSOI	DSOI	DSOI
Pixel size ( $\mu\text{m} \times \mu\text{m}$ )	20x20	25x25	30x30	20x20
#Charge memories	2	0	3	3
#Time stamp memories	0	2	3	3
Chip size (mm x mm x $\mu\text{m}^t$ )	3x3x500	4.5x4.5x75	6x6x300	4.5x4.5x300
Notes	Spatial column ADC	Time column ADC zero-suppr.	Both column ADC	Both** column ADC 3D



\* Yearly test beam activities at FNAL  
This year is planned for SOFISTv4

\*\* timestamp function is not testable due to mis-match of the readout and sensor wafer types

# SOFIST-v1 spatial resolution

**SOFIST residual to FPIX track ( $\sigma_{\text{track}} \sim 0.57/0.65 \mu\text{m}$ )**

**Bias=130V (~500 $\mu\text{m}$  depletion) => 15V (~200 $\mu\text{m}$  depletion)**

**Readout: external 12-b ADCs => on-chip 8-b column ADCs**


20x20 $\mu\text{m}$  pixels

SOFIST#1(BPW14x14)


SOFIST#2(BPW16x16)

plots are for “black case”

Residual X




1.50  $\pm$  0.05  $\mu\text{m}$   
 1.57  $\pm$  0.08  $\mu\text{m}$   
 1.58  $\pm$  0.05  $\mu\text{m}$




1.37  $\pm$  0.04  $\mu\text{m}$   
 1.49  $\pm$  0.06  $\mu\text{m}$   
 1.33  $\pm$  0.03  $\mu\text{m}$

Residual Y



1.38  $\pm$  0.05  $\mu\text{m}$   
 1.55  $\pm$  0.08  $\mu\text{m}$   
 1.54  $\pm$  0.04  $\mu\text{m}$





1.35  $\pm$  0.04  $\mu\text{m}$   
 1.38  $\pm$  0.05  $\mu\text{m}$   
 1.32  $\pm$  0.03  $\mu\text{m}$

S/N ~ 300 (130V)  
 ~ 120 (15V)

# Sensors with $O(1\mu\text{m})$ spatial resolutions

Spatial resolution improves with S/N as charge-weighted mean position calculation  
Mostly SOI sensors in this competition  
World record is  $0.65\mu\text{m}$  achieved by **FPIX 8 $\mu\text{m}$**




FPIX residuals including tracking error  
K. Hara et al., PoS(Vertex 2017)035 pdf


25x25 $\mu\text{m}$  pixels

# SOFIST-2 Time stamp resolution

SOFISTv2 for timing study thinned to 75  $\mu\text{m}$




Timestamp correlation of two sensors in a beam



Combinatorial background due to other particles in the same beam gate


タイムスタンプの分解能  
SOFIST ver.2 #1 and #2




Sigma = 2.19  $\pm$  0.02  $\mu\text{s}$

$\sigma = 1.55 \mu\text{s}$

Intrinsic resolution:  $2.19/\sqrt{2} \sim 1.55 \mu\text{s}$





Beam gate(500us) simulates the ILC beam train




ILC beam structure

# SOFIST-2 zero-suppression logic




Digitised column data are examined and only hit pixels are stored in FIFO  
 Total scan time= AD conv.  $\sim 5 \mu\text{s}/\text{colmn}(64) \times \text{columns}(64) \sim 320 \mu\text{s}$   
 vs  $340 \mu\text{s}$  measured @25MHz clock

Response to  $\beta$ -ray (time data)





full scan  
 Hit map: SOFIST2





Zero-suppr. (whites are not R/O)

# SOFIST-3: time resolution w/ laser






Time resolution of SOFISTv3 was investigated by injecting pulsed IR laser with fixed delay times

(bottom-left) Repeatability of the ADCs (converted to us) to 5000 pulses for all the illuminated pixels  
 (bottom-right) Same but calibrations using simple linear functions was used for ADC to time conversion



# SOFIST-3: time resolution in TB


Time resolution of SOFISTv3 evaluated from time difference of two sensors




Time resolution <2us is demonstrated from test beam data

# SOFIST-4: 1<sup>st</sup> 3D stacked SOIPIX sensor

SOFIST Ver. 3





SOFIST Ver. 4



Lower chip

Upper chip




Beam-tested and under final evaluation

# SOFIST-4 3D stacking



## 3D stacking of SOI chips (chip-on-chip)

→ Electronics circuits in two chips are fused using cylindrical micro-bumps to extend the circuit functionality in limited space



## Tohoku MicroTech

Pixel size: 20 x 20  $\mu\text{m}$   
 Under bump metal: 4 x 4  $\mu\text{m}$   
 Cylinder bump: 3  $\mu\text{m}\phi$




2 bumps + 2/2 for power&return

# Process flow of Au cylindrical bump


Key Technology : inverse-tapered photoresist  
& low incident-angle Au sputtering

Processed by T-Micro



Bump Hole Patterning




Low incident angled Au Sputtering



Resist Lift-off




Au Cone Shape Bump




Cross section of junction

Bump Resistance






0.3~0.4Ω/connection

# Response to $\beta$ source





# $\mu$ -bond yield by $\beta$ source

50k event accumulation




# bond failures : (2~4) of  $102 \times 102$   
*good bonds* ~ **99.96%**



# Concepts for chip-on-chip connections

In the case of SOI chips ...



Etch down Si and pads are placed for WB:  
Relatively thick (150-200nm) BOX of Lapis helps terminate etching as required

Inject epoxy for reinforcement

Note: Renesas' 65 nm TB-SOI and ST's 28 nm TB-SOI also utilize "through BOX via" technology

Typical concepts for electrical connections between front and back sides

## Back Side

- Through Silicon Via (TSV)  
size  $\sim 5 \mu\text{m}$ , complicated
- Through BOX Via (TBV)** Our technology  
size  $\sim 0.3 \mu\text{m}$ , simple


## Front Side

- Cu-Cu direct bonding (SAB)  
require quite flat surface
- $\mu$ -Bump Cu/Ni/SnAg
- In **Au (cone, cylinder)**  
oxidation-resistant metal

# Advantages of SOI micro-bump bonding

- Requirement on the surface flatness is moderate, as the height of the cylinders can be self adjusted by deformation: a few  $\mu\text{m}$  tolerance. cf. Cu-on-CU 3D
- Soft cylindrical gold bumps result in high-connection yield, as shown.
- No TSV , but Through BOX via (TVB) are processed in the SOI CMOS circuit processes. Fine TVB (0.3 $\mu\text{m}$ ) can be fabricated.. cf. TSV 3D
- Relatively thick BOX (150-200nm) eases top silicon removal etching process
- Upper chip: Only CMOS circuit below  $\text{SiO}_2$  remains.
  - The remaining thickness is about 8  $\mu\text{m}$ .
- Circuit chip has  $\text{SiO}_2$  layers on both sides: stacking can be further repeated



SOI and 3D are in very good compatibility



# Rad-hardness of adhesive glue

Proton irradiation : 400 kGy  
( $5 \times 10^{14}$  cm<sup>-2</sup> in 1 MeV neutron equivalent)

Upper Chip Peeled Portion



Before irradiation

After irradiation

**No obvious damage was observed  
even though the dose level is threshold to create Si displacement defects.**


An test chip from process condition tuning was evaluated. The upper chip had some peeled edges but still good enough to evaluate glue damage.

- Color difference is due to lighting

# 3D design tool

- *Virtuoso* with dedicated rule files.
- Virtual layers are automatically generated between upper and lower chips that unify the chips geometrically and logically.
- *DRC* (design rule check) and *LVS* (layout versus schematic) can be applied for the whole pixel system.

## 3D can be designed as for conventional SOI



# Summary

- In the past 7 years, we have been developing SOFIST for the ILC vertex tracker
- Excellent performance has been demonstrated on the spatial and timestamp resolutions, verifying superiority of SOFIST as a deadtime-less device recording timestamp at  $O(1\mu\text{s})$  precision over the ILC train duration. Column ADCs, sensor thinning to 50 $\mu\text{m}$  have also been verified.
- 3D stacking allows to keep the pixel size small (20x20 $\mu\text{m}$ ). SOI is in very good compatibility to the 3D stacking.

However, to adopt SOFIST to the ILC vertex

- Power consumption needs to be lowered. As the demonstrated detector performance is well within the requirements, compromise of the preamplifier speed (hence power) is foreseen.
- Periphery circuits to analog power-off in between trains, to transfer digitized data, and etc., with micro-channel cooling incorporated are to be investigated.
- have a full size chip

## Acknowledgements:

JSPS Grant-in-Aid for Scientific Research on Innovative Areas (No. 25109006) 2013-2017


Japan/US Cooperation Program in the Field of High Energy Physics 2016, 2018-2019

FTBF- FNAL test beam facility

CYRIC (Tohoku U) for proton irradiation

VDEC (U Tokyo) in collaboration with Synopsys, Inc., Cadence Design Systems, Inc., and Mentor Graphics, Inc.

Lapis is the closest foundry to ILC  
T-Micro is in Sendai  
Proton irradiation at Tohoku U



**Backup**

# Power dissipation

Current SOFIST: preamp + NMOS SFs:  $(2.75 \text{ uA}) \times 64 \times 64 \text{ pixels} \times 1.8 \text{ V} \sim 13\text{mW} \Rightarrow 0.86\text{W}/\text{full chip} \Rightarrow 126\text{W}/146\text{chips}$   
or  $138\text{mW}/\text{cm}^2$

We started investigating ALPIDE type low power preamp\*

*Comparison of preamp characteristics		
Parameters	SOFIST	ALPIDE for SOI*
Preamp Gain	40 $\mu\text{V}/\text{e}^-$	$\sim 4 \text{ mV}/\text{e}^-$
Sensor capacitance	34 fF	3 fF
Pixel power	2.75 $\mu\text{A}/\text{cell}$	80 nA/cell
	*50um depletion	*i_reset 0.2nA

From TDR

CMOS 600W  $\Rightarrow$  10W by 2% duty cycle – air cooling




FPCCD 35W inside the cryostat (50um CFRP sheets) – two-phase CO2 cooling

DEPFET – air cooling

For 10W for the entire barrel ( $S \sim 1600\text{cm}^2$ )  $\Rightarrow 6.3\text{mW}/\text{cm}^2$  ?

# 3D stacking (1) TSV

- For the commercial image sensors, the first trial is to move the peripheral circuits to the second chip and stacked by using TSV, through silicon via.




- This is not an answer for HEP. We have to increase the performance of circuit in each pixel. Pixel-by-pixel connection is necessary.
  - Parallel data processing.
  - Low power operation thanks to minimum parasitic capacitance.

# 3D stacking methods (2)

## Direct Bonding Interconnect

- Two wafers are prepared.
- The bonding surface is flattened and cleaned.
- Aligned and attached. Apply suitable pressure and heat for the diffusion bonding of pads.
- SiO<sub>2</sub> surfaces is also fused, resulting in the stable structure.
- Widely used for the mass production of high-end image sensors.



From the slide of Valerio Re,  
Vertex2018